



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/706,664	11/12/2003	Yoshihiro Kizaki	0610.68726	8620
7590	01/25/2005		EXAMINER	
Patrick G. Burns, Esq. GREER, BURNS & CRAIN, LTD. Suite 2500 300 South Wacker Dr. Chicago, IL 60606			ZWEIZIG, JEFFERY SHAWN	
			ART UNIT	PAPER NUMBER
			2816	
DATE MAILED: 01/25/2005				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/706,664	KIZAKI ET AL.	
	Examiner	Art Unit	
	Jeffrey S. Zweizig	2816	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) Responsive to communication(s) filed on 09 December 2004.
- 2a) This action is FINAL. 2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) Claim(s) 1-28 is/are pending in the application.
- 4a) Of the above claim(s) 9-28 is/are withdrawn from consideration.
- 5) Claim(s) _____ is/are allowed.
- 6) Claim(s) 1 and 4-8 is/are rejected.
- 7) Claim(s) 2,3 and 9-28 is/are objected to.
- 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 12 November 2003 is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____. |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>11/12/03</u> . | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| | 6) <input type="checkbox"/> Other: _____. |

Election/Restrictions

1. This application contains claims directed to the following patentably distinct species of the claimed invention:

Group I, claims 1-8, directed toward Fig. 4;

Group II, claims 9-16, directed toward Fig. 13;

Group III, claims 17-22, directed toward Fig. 11; and

Group IV, claims 23-28, directed toward Fig. 18.

Applicants have elected, without traverse, Group I, claims 1-8. Claims 9-28 are withdrawn from consideration and should be canceled.

Claim Objections

2. Non-elected claims 9-28 are objected to as having been withdrawn from consideration.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 1 and 4-8 are rejected under 35 U.S.C. 102(e) as being anticipated by Kronmuller et al. (USPN 6,570,436).

Fig. 2 discloses a first current source P3, a load circuit N4/N2, a first node B and a second current source P4 as recited in claim 1. Fig. 4 discloses an internal circuit including a plurality of first transistors N5/N6 as further recited in claim 1. Fig. 2 further discloses a correcting circuit N3/P1/P2 including a correcting transistor N3 and a second node B electrically connected to the first node B as recited in claim 1.

N3 is an NMOS transistor as recited in claim 4.

Further shown is a first current mirror circuit P3/P4 as recited in claim 6.

Further shown is a second current mirror P1/P2 as recited in claim 8.

Fig. 3 discloses a first current source N3, a load circuit P4/P2, a first node B and a second current source N4 as recited in claim 1. Fig. 4 discloses an internal circuit including a plurality of first transistors N5/N6 as further recited in claim 1. Fig. 2 further discloses a correcting circuit P3/N1/N2 including a correcting transistor P3 and a second node B electrically connected to the first node B as recited in claim 1.

P3 is a PMOS transistor as recited in claim 5.

Further shown is a first current mirror circuit N3/N4 as recited in claim 6.

Further shown is a second current mirror N1/N2 as recited in claim 8.

Fig. 2 discloses a first current source P3, a load circuit N4/N2, a first node B and a second current source P4 as recited in claim 1. Fig. 4 discloses an internal circuit

including a plurality of first transistors N5/N6 as further recited in claim 1. Fig. 2 further discloses a correcting circuit P2 including a correcting transistor P2 and a second node B electrically connected to the first node B as recited in claim 1.

P2 is a PMOS transistor as recited in claim 5.

Further shown is a first current mirror circuit P3/P4 as recited in claim 6.

The drain of P2 is directly connected to the second node B as recited in claim 7.

Conclusion

5. Claims 2 and 3 are objected to as being dependent upon a rejected base claim, but may be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeffrey S. Zweizig whose telephone number is (571) 272-1758. The examiner can normally be reached on Monday thru Thursday 6:00 am to 4:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy P. Callahan can be reached on (571) 272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2816

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


Jeffrey S. Zweizig
Primary Examiner
Art Unit 2816

JZ